

Amendments to the Claims:

1. (Cancelled)

2. (Cancelled)

3. (Cancelled)

4. (Cancelled)

5. (Cancelled)

6. (Cancelled)

7. (Cancelled)

8. (Cancelled)

9. (Cancelled)

10. (Cancelled)

11. (Cancelled)

12. (Cancelled)

13. (Cancelled)

14. (Cancelled)

15. (Cancelled)

16. (Cancelled)

17. (Cancelled)

18. (Cancelled)

19. (Cancelled)

20. (Cancelled)

21. (Cancelled)

22. (Cancelled)

23. (Cancelled)

24. (Cancelled)

25. (Cancelled)

26. (Cancelled)

27. (Cancelled)

28. (Currently amended) A circuit, comprising an encoder circuit coupled to receive a plurality of ~~first and second~~ symbols, the encoder circuit producing the plurality of first symbols at a first output terminal and a transform of the plurality of second symbols at a second output terminal

within a time slot, the encoder circuit producing a sequence of predetermined signals interposed within with the plurality of ~~first~~ symbols.

29. (Currently amended) A circuit as in claim 28, further coupled to receive a control signal, the encoder circuit producing the plurality of ~~first~~ symbols at the first output terminal and the transform of the plurality of ~~second~~ symbols at the second output terminal in response to a first value of the control signal, the encoder circuit producing the plurality of ~~first~~ symbols at the first output terminal and not producing the transform of the plurality of ~~second~~ symbols at the second output terminal in response to a second value of the control signal.

30. (Currently amended) A circuit as in claim 28 29, further comprising a diversity control circuit coupled to receive a first input signal, the diversity control circuit producing the control signal corresponding to the first input signal.

31. (Currently amended) A circuit as in claim 28 30, wherein the first input signal corresponds to a Doppler frequency.

32. (Currently amended) A circuit as in claim 28 31, wherein the diversity control circuit is further coupled to receive a second input signal corresponding to a handoff signal.

33. (Currently amended) A circuit as in claim 28 30, wherein the first input signal corresponds to a handoff signal.

34. (Currently amended) A circuit as in claim 28, wherein the encoder circuit produces a midamble of the predetermined signals after the first symbol and before the second symbol interposed with the plurality of symbols.

35. (Original) A circuit as in claim 28, wherein the sequence of predetermined signals comprises a code sequence, and wherein a first shift of the code sequence corresponds to the first output terminal and a second shift of the code sequence corresponds to the second output terminal.

36. (Cancelled)

37. (Cancelled)

38. (Cancelled)

39. (Original) A circuit, comprising an encoder circuit coupled to receive a plurality of symbols, the encoder circuit producing the plurality of symbols and a sequence of predetermined signals at a first and a second output terminal, wherein the sequence of predetermined signals comprises a code sequence, and wherein a first shift of the code sequence corresponds to the first output terminal and a second shift of the code sequence corresponds to the second output terminal.

40. (New) A circuit, comprising:

an encoder circuit coupled to receive a plurality of first symbols corresponding to a first user, the encoder circuit producing the plurality of first symbols at a first output terminal and a transform of the plurality of first symbols at a second output terminal within a time slot;

a first multiplier circuit coupled to receive the plurality of first symbols and arranged to multiply the plurality of first symbols by a code corresponding to the first user to produce a first coded signal, wherein the first coded signal is applied to a first antenna; and

a second multiplier circuit coupled to receive the transform of the plurality of first symbols and arranged to multiply the transform of the plurality of first symbols by the code corresponding to the first user to produce a second coded signal, wherein the second coded signal is applied to a second antenna.

41. (New) A circuit as in claim 40, comprising a third multiplier circuit coupled to receive a plurality of second symbols and arranged to multiply the plurality of second symbols by a code corresponding to a second user to produce a third coded signal.
42. (New) A circuit as in claim 41, wherein the third coded signal is applied to the first antenna and not the second antenna.
43. (New) A circuit as in claim 40, further coupled to receive a control signal, the encoder circuit producing the plurality of first symbols at the first output terminal and the transform of the plurality of first symbols at the second output terminal in response to a first value of the control signal, the encoder circuit producing the plurality of first symbols at the first output terminal and not producing the transform of the plurality of first symbols at the second output terminal in response to a second value of the control signal.
44. (New) A circuit as in claim 43, comprising a diversity control circuit coupled to receive a first input signal, the diversity control circuit producing the control signal corresponding to the first input signal.
45. (New) A circuit as in claim 44, wherein the first input signal corresponds to a Doppler frequency.
46. (New) A circuit as in claim 45, wherein the diversity control circuit is further coupled to receive a second input signal corresponding to a handoff signal.
47. (New) A circuit as in claim 44, wherein the first input signal corresponds to a handoff signal.
48. (New) A circuit as in claim 40, wherein the encoder circuit produces a midamble of predetermined signals interposed with the plurality of first symbols.

49. (New) A circuit as in claim 48, wherein the predetermined signals comprise a code sequence, and wherein a first shift of the code sequence corresponds to the first output terminal and a second shift of the code sequence corresponds to the second output terminal.